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Millimeter (mm)-Wave Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges Partha Pratim Pande Abstract: The latency, power consumption, and interconnect routing problems of NoCs can be simultaneously addressed by replacing multi-hop wired paths with high-bandwidth single-hop long-range wireless links. In this talk, we will present design of the millimeter (mm)-wave wireless NoC architectures. We will present detailed performance evaluation and necessary design trade-offs for the small-world wireless NoCs with respect to their conventional wireline counterparts. We will also discuss different media access control (MAC) mechanisms and routing protocols used for Wireless NoCs so far. To sustain the predicted performance, a deadlock-free routing algorithm must be designed. The routing protocol also needs to be simple without incurring excessive power, area and latency overheads. We will finish this presentation by discussing the thermal and power management policies suitable for Wireless NoCs.
Illuminating the Future of Multicore Computing with Silicon Nanophotonic NoCs Sudeep Pasricha
Abstract: Silicon nanophotonics represents one of the more promising solutions to overcome the challenge of worsening on-chip communication performance in emerging multicore platforms. By transferring data using light signaling between cores and memory, orders of magnitude improvement in bandwidth, latency, and energy are possible. Silicon nanophotonics also promises to pair well with existing board-to-board and chip-to-chip photonics offerings that are rapidly being adopted today. Not surprisingly, many semiconductor companies such as Intel and IBM have begun investing heavily into silicon nanophotonics. This talk will present some of the recent innovations in architectures, protocols, and models to enhance performance, energy-efficiency, and reliability for silicon nanophotonics. The first part of this talk will focus on 2D and 3D NoC architectures that dynamically partitioning application traffic between electrical and photonic links, and adapt various NoC design parameters over time to achieve significant performance and energy improvements for on-chip communication. The second part of the talk will focus on protocols for photonic on-chip communication. In particular, we will discuss a smart arbitration protocol to improve utilization of on-chip photonic links and enhance overall communication efficiency. Next we will discuss models for crosstalk characterization in photonic waveguides and microring resonators. We will present techniques to improve transmission reliability in the presence of crosstalk noise. Lastly, we will explore extensions of silicon nanophotonics to beyond the chip, to improve communication performance with photonic links between multicore processors and high-bandwidth main-memory modules.
Inductive-Coupling 3D Wireless NoC Designs Hiroki Matsutani
Abstract: 3D integration is a promising solution to integrate more processors, memories, and accelerators without increasing the wire delay. Various 3D integration technologies have been developed to connect stacked wafers or dies: microbumps, through-silicon vias (TSVs), and wireless technologies, such as capacitive-coupling and inductive-coupling. In this talk, we will focus on wireless 3D NoCs that use the inductive-coupling though-chip interfaces (TCIs) to connect stacked chips by using square coils, because it has a scalability to stack more than two chips and a flexibility of the contact-less approach. The inductive-coupling TCI is a low-cost 3D integration solution, as data transceivers are implemented with metal layers of common CMOS process. We have been developing some prototypes 3D systems using inductive-coupling TCIs, where an arbitrary number of processor chips, accelerator chips, and memory chips can be selected and stacked. We are also developing a key-value store memory chip for the 3D systems so that processors can store computational or intermediate results in a key-value form. In this talk, we will introduce two topics: 1) design and implementation of the wireless 3D systems in which an arbitrary number of processor chips, accelerator chips, and key-value memory chips are interconnected with a wireless 3D NoC and results from its prototyping fabricated with a 65nm process; 2) novel interconnection techniques for the wireless 3D NoCs that cover wireless broadcast bus design, routing and flow control schemes, and some optimization methods for improving the energy and performance.
